



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/824,535	04/15/2004	Tomoaki Shino	251996US2	6547

22850 7590 07/13/2006

OBLON, SPIVAK, MCCLELLAND, MAIER & NEUSTADT, P.C.
1940 DUKE STREET
ALEXANDRIA, VA 22314

EXAMINER

ARENA, ANDREW OWENS

ART UNIT PAPER NUMBER

2811

DATE MAILED: 07/13/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

DETAILED ACTION

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claim 1 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 1 recites "the area of the body region in contact with the second insulation layer in a cross section along an extending direction of the word line", which is unclear and renders the claim indefinite. The area is a numerical quantity with no direction. Furthermore, the surface measured by said area has a two-dimensional geometry that is not depicted in the claimed cross section. It is unclear what is meant by "the area...in an extending direction".

Claim Objections

Claim 12 is objected to because the recitation "steps on the side surfaces thereof in a cross section along an extending direction of the word line" is somewhat unclear. It may be possible to interpret the extending direction as a limitation only on the cross section, and not the location of the steps.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1, 4, 6, 8, and 9 are rejected under 35 U.S.C. 102(b) as being anticipated by Ohsawa (US 2003/0015757).

Regarding claim 1, Ohsawa discloses (Fig 4A; ¶182) a semiconductor device comprising:

a semiconductor substrate (11);

a first insulation layer (12) formed on the semiconductor substrate;

a semiconductor layer (13+16+17) insulated from the semiconductor substrate by the insulation layer;

a source region (16) of a first conduction type (n) and a drain region (17) of the first conduction type (n) formed in the semiconductor layer;

a body region (13) of a second conduction type (p) formed in the semiconductor layer between the source region and the drain region, said body region being capable of storing data by accumulating or releasing electric charge (col 6 ln 60-61);

a second insulation layer (14) formed on the body region;

a word line (15) formed on the second insulation layer and insulated from the body region by the second insulation layer; and

a bit line (BL) electrically connected to the drain region,

wherein the area of the body region in contact with the first insulation layer is larger than the area of the body region in contact with the second insulation layer in a cross section along an extending direction of the word line (the claimed relationship of areas exists independent of the viewing direction).

Regarding claim 4, Ohsawa discloses (§86) the first insulation layer has a thickness (30-50nm: ln 7-8) equal to or less than five times the thickness (10nm: ln 2-3) of the second insulation layer.

Regarding claim 6, Ohsawa discloses (§86) the body region has a thickness (25-50nm: ln 6) equal to or less than three times the thickness (30-50nm: ln 7-8) of the first insulation layer.

Regarding claim 8, Ohsawa discloses (Fig 32; §148 ln 1-4) the semiconductor device according to claim 1 further comprising:

a DRAM region including a DRAM having the body region as a part of a memory cell (§82 ln 1-2);

a peripheral logic circuit (§148 ln 3) formed around the DRAM region .

Regarding claim 9, Ohsawa discloses a peripheral logic circuit (§148 ln 3), inherently disclosing a transistor used in the peripheral logic circuit. Ohsawa does not limit his transistor to any particular type, therefore the disclosure of Ohsawa encompasses all well-known transistor types, including those which include:

a source region of the first conduction type and a drain region of the first conduction type both formed in the semiconductor layer;

a body region of the second conduction type formed between the source region and the drain region in the semiconductor layer;

a third insulation layer formed on the body region; and

a gate electrode formed on the third insulation layer and insulated from the body region by the third insulation layer, and

wherein the area of the body region in contact with the first insulation layer is approximately equal to the area thereof in contact with the third insulation layer when viewed in a cross section along the gate electrode.

Claim Rejections - 35 USC § 103

The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action (dated 01/25/2006).

Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Ohsawa as applied to claim 8 above, further in view of Houston (US 6,703,673).

Regarding claim 10, Ohsawa differs from the claimed invention only in not disclosing “the impurity concentration at the interface between the semiconductor substrate and the first insulation layer in the DRAM region is higher than the impurity concentration at the interface between the semiconductor substrate and the first insulation layer in the peripheral logic circuit region.”

Houston teaches varying impurity concentration (col 5 ln 35 – col 6 ln 25) in both the DRAM and periphery logic regions independently (col 5 ln 16-17).

It would have been obvious to a person having ordinary skill in the art at the time the invention was made that Ohsawa, in view of Houston, have the impurity concentration at the interface between the semiconductor substrate and the first insulation layer in the DRAM region higher than the impurity concentration at the interface between the semiconductor substrate and the first insulation layer in the peripheral logic circuit region; at least to optimize the transistors independently (Houston: col 5 ln 16-17).

Claim 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over Ohsawa as applied to claim 1 above, further in view of Houston.

Regarding claim 12, Ohsawa differs from the claimed invention only in not disclosing the body region has steps on the side surfaces thereof.

Houston teaches LDD implants (col 6 ln 60), which is known to one of ordinary skill in the art to be effected by source/drain extensions.

It would have been obvious to a person having ordinary skill in the art at the time the invention was made to modify Ohsawa in view of Houston by providing source/drain extensions (thus, steps on the side surfaces of the body region in a cross section along an extending direction of the word line); at least to improve transistor performance.

Examiner notes that a cross section along said direction may be taken at the source/body region interface; said cross section would include said steps.

Response to Arguments

Applicant's arguments filed 04/24/2006 have been fully considered but they are not persuasive.

Examiner does not concur that "Ohsawa fails to teach or suggest 'the area of the body region in contact with the first insulation layer is larger than the area of the body region in contact with the second insulation layer in a cross section along an extending direction of the word line' recited in claim 1". As pointed out in the rejection of claim 1 under 35 USC § 112, second paragraph above, the area has no direction. The fact that Ohsawa discloses "the area of the body region in contact with the first insulation layer is larger than the area of the body region in contact with the second insulation layer" remains, regardless of how one chooses to cut and view a cross section of the device.

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any

extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Andrew O. Arena whose telephone number is (571) 272-5976. The examiner can normally be reached on M-F 8:30-5.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Lee can be reached on (571) 272-1732. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Andrew O Arena
5 July 2006

Steven Loke
Primary Examiner
Steven Loke